| • |
CPU
|
| • |
One-cycle 80C32 instruction set compatible core |
| • |
Operate on 50MHz clock rate |
| • |
On-chip 128K-byte program flash |
| • |
On-chip 256 bytes of internal data SRAM |
| • |
On-chip 32K bytes xdata SRAM shared with MAC |
| • |
Non-multiplexed external program and data memory interface |
| • |
Programmer model is 8051 compatible |
| • |
Ethernet
|
| • |
Support both 10Mbps and 100Mbps data rate |
| • |
Support both full-duplex and half-duplex operation |
| • |
Integrated Ethernet 10/100 PHY Compliant with IEEE 802.3/802.3u 100BASE-TX specification |
| • |
Support Xon/Xoff full duplex flow control method |
| • |
Hardware checksum capability to speeds network protocol processing |
| • |
On-chip 32K bytes receive and transmit buffer shared with CPU |
| • |
Standard MII interface multiplexed with GPIO
Integrated System Resources |
| • |
Integrated system resources |
| • |
Peripheral
|
| • |
One watch dog timers |
| • |
Three 16-bit timers |
| • |
Up to 32 general purpose I/O |
| • |
Two I2C Interface both programmable for master or slave operation |
| • |
Two full-duplex UART |
| • |
12-bit ADC |
| • |
8-bit PCMCIA interface |
| • |
Two channel 8-bit PWM |
| • |
Real Time Clock |
| • |
On-Chip Flash Programming
|
| • |
I2C mode ISP |
| • |
Ethernet ISP using TFTP by BOOTROM |
| • |
UART ISP by BOOTROM |
| • |
In Application Programming by user software |
| • |
Hardware code protect for embedded flash |
| • |
Firmware
|
| • |
On chip HTTPD server |
| • |
TCP/IP network stack accessible by application |
| • |
ARP, IP, ICMP, UDP, TCP, DHCP etc. |
| • |
Others
|
| • |
Wide range of voltage operation from 3.0 to 3.6V |
| • |
3.3/5 V tolerant I/O |
| • |
128 pin PQFP |