| • |
4-cycle 80C32 instruction set compatible core |
| • |
Internal 64K byte program ROM and 32K byte data SRAM
|
| • |
Expandable memory space by external memory |
| • |
Internal bandgap reference generator |
| • |
Programmable power-fail detect and interrupt |
| • |
Watch-dog timer |
| • |
Three 16-bit timers
|
| • |
Programmable 8032 operating frequency (DC/ 20MHz/40MHz/60MHz) |
| • |
On-chip programmable PLL generates up to 60MHz processor clock |
| • |
Two standard 80C32 8-bit I/O ports |
| • |
16 programmable I/O ports |
| • |
10-bit SAR analog to digital converter |
| • |
Programmable A/D clock rate |
| • |
Comprehensive power down control |
| • |
Two I2C interfaces both programmable as master or slave |
| • |
On-chip MAC functions with shared receive/ transmit packet buffers |
| • |
Built-in 10BaseT transceiver |
| • |
7-wire ENDEC interface |
| • |
Wide range of voltage operation from 3.0V to 3.6V |
| • |
3.3V/5V tolerant I/O |
| • |
128-pin PQFP/LQFP |